Optimizing Data-Center TCO with Scale-Out Processors

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Shared Infrastructure: Scale-Out Advantages and Effects on TCO

This White Paper is for informational purposes only, and may contain typographical errors and technical inaccuracies. The content is provided as is, without express or implied warranties of any kind.

متن کامل

Runtime Prediction for Scale-Out Data Analytics

Many analytics applications generate mixed workloads, i.e., workloads comprised of analytical tasks with different processing characteristics including data pre-processing, SQL, and iterative machine learning algorithms. Examples of such mixed workloads can be found in web data analysis, social media analysis, and graph analytics, where they are executed repetitively on large input datasets (e....

متن کامل

Internet-Scale Data Center Power Efficiency

The Cooperative Expendable Micro-Slice Servers (CEMS) project evaluates low cost, low power servers for high-scale internetservices using commodity, client-side components. It is a followon project to the 2007 CIDR paper Architecture for Modular Data Centers [11]. The goals of the CEMS project are to establish that low-cost, low-power servers produce better price/performance and better power/pe...

متن کامل

Cloud-Scale Data Center Network Architecture

Cloud-scale data center network imposed unique requirements that are different from the tradition network architecture, which is based on a combination of Layer 2 Ethernet switches and Layer 3 routers. The state-of-the-art shows that the Layer 3 and Layer 2 model today brings significant configuration overhead and fails to meet some critical requirements of virtualized data center. As Ethernet ...

متن کامل

Optimizing Stack Frame Accesses for Processors with Restricted Addressing Modes

Random access to local variables stored in a stack frame is more difficult for compiled functions when the target processor lacks register-plus-offset addressing. One alternative technique employs a roving pointer which the program increments or decrements as needed between stack accesses. Processors which support auto-increment and auto-decrement addressing modes are often capable of performin...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Micro

سال: 2012

ISSN: 0272-1732

DOI: 10.1109/mm.2012.71